



Verilog code:



```
Project Summary x Schematic x day1.v x
C:/RTL100days/RTL100days/day1.v

5 //
6 // Create Date: 21.09.2026 22:03:44
7 // Design Name:
8 // Module Name: basicgates
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module basicgates(y,a,b);
24   input a,b;
25   output [4:0] y;
26   assign y[0]=a&b;//and
27   assign y[1]=a|b;//or
28   assign y[2]=~a;//not
29   assign y[3]=~(a&b);//nand
30   assign y[4]=~(a|b);//nor
31 endmodule
32
```

Schematic Diagram:



## Power consumed and FF used

| Name      | Constraints | Status                 | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAMs | URAM | DSP |
|-----------|-------------|------------------------|-----|-----|-----|-----|------|-------------|---------------|-----|----|-------|------|-----|
| ✓ synth_1 | constrs_1   | synth_design Complete! |     |     |     |     |      |             |               | 3   | 0  | 0.00  | 0    | 0   |
| ✓ impl_1  | constrs_1   | route_design Complete! | NA  | NA  | NA  | NA  | NA   | 1.427       | 0             | 3   | 0  | 0.00  | 0    | 0   |